Coalescing: compute capability >= 1.2
- Possible bus transaction sizes: 32B, 64B, or 128B
- Memory segment must be aligned: first address = multiple of segment size
Showing posts with label gpu. Show all posts
Showing posts with label gpu. Show all posts
Saturday, 21 September 2013
CUDA programming
Subscribe to:
Posts
(
Atom
)